跳到正文
arXiv cs.AI· Pedro Malo·· 3 小时前精选AI 评分62

开源实现流程支持 Xilinx Spartan-3E 与 Spartan-6,在浏览器运行并逐字节比对 ISE

An Open Implementation Flow for the Xilinx Spartan-3E and Spartan-6 that Runs in the Browser, Checked Byte for Byte Against ISE

AI 导读

作者提出一条面向 Xilinx Spartan-3E(XC3S100E 至 XC3S1200E)和 Spartan-6(XC6SLX16、XC6SLX45)的开源实现流程,从 HDL 到可编程比特流,可在浏览器中以 WebAssembly 编译的 Yosys 与 nextpnr 运行,补上已停更的 ISE 14.7 的空缺。

推荐理由

论文给出从 HDL 到比特流的开源实现流程,并在浏览器中与 ISE 逐字节对比验证,含具体布局布线资源数据。

正文 · 原文

View PDF HTML (experimental)

Abstract:The author describes an open implementation flow, from HDL to a programmable bitstream, for the Xilinx Spartan-3E (XC3S100E to XC3S1200E) and Spartan-6 (XC6SLX16, XC6SLX45), devices that only the discontinued ISE 14.7 supports. The flow runs unchanged in a web browser or in this http URL: Yosys and nextpnr compiled to WebAssembly, with nextpnr's Himbaechel framework given Spartan-3E and Spartan-6 architectures generated from Silinx's own device descriptions, bit database and timing model, and Silinx's own bitstream writer. The bit database was built by black-box observation of ISE's documented XDL and bitgen tools, using codeword-batched experiments; the router is given only switches whose bits were measured, and the writer refuses a feature it has not measured. ISE is the oracle: for the same placed and routed design, the bitstream is byte-identical to the one bitgen writes and ISE's DRC is clean. Placement and routing were first done by an in-house annealer and PathFinder router, which nextpnr replaced once it matched them. On 67 open-source designs for the XC3S1200E, compared with ISE at the same optimisation goal (45 designs built by both), the flow uses 15% fewer slices and has 14% shorter critical paths at goal Area, 21% fewer slices and 8% shorter paths at Speed, and 20% fewer slices but 12% longer paths at Fast (geometric means). XST cannot read 15 of the designs. The flow is published as the npm package silinx-fpga (Apache-2.0).
Subjects: Hardware Architecture (cs.AR); Artificial Intelligence (cs.AI); Software Engineering (cs.SE); Systems and Control (eess.SY)
Cite as: arXiv:2611.13008 [cs.AR]
  (or arXiv:2611.13008v1 [cs.AR] for this version)
  https://doi.org/10.48550/arXiv.2611.13008

arXiv-issued DOI via DataCite (pending registration)

Submission history

From: Pedro Maló [view email]
[v1] Mon, 9 Nov 2026 01:25:22 UTC (13 KB)

来源:arXiv cs.AI · arxiv.org